Parallel HEVC Decoding on Multi- and Many-core Architectures - A Power and Performance Analysis

نویسندگان

  • Chi Ching Chi
  • Mauricio Alvarez
  • Jan Lucas
  • Ben H. H. Juurlink
  • Thomas Schierl
چکیده

The Joint Collaborative Team on Video Decoding is developing a new standard named High Efficiency Video Coding (HEVC) that aims at reducing the bitrate of H.264/AVC by another 50%. In order to fulfill the computational demands of the new standard, in particular for high resolutions and at low power budgets, exploiting parallelism is no longer an option but a requirement. Therefore, HEVC includes several coding tools that allows to divide each picture into several partitions that can be processed in parallel, without degrading the quality nor the bitrate. In this paper we adapt one of these approaches, the Wavefront Parallel Processing (WPP) coding, and show how it can be implemented on multiand many-core processors. Our approach, named Overlapped Wavefront (OWF), processes several partitions as well as several pictures in parallel. This has the advantage that the amount of (thread-level) parallelism stays constant during execution. In addition, performance and power results are provided for three platforms: a server Intel CPU with 8 cores, a laptop Intel CPU with 4 cores, and a TILEGx36 with 36 cores from Tilera. The results show that our parallel HEVC decoder is capable of achieving an Chi Ching Chi, Mauricio Alvarez-Mesa, Jan Lucas and Ben Juurlink Technische Universität Berlin, Sekretariat EN 12, Einsteinufer 17, 10587 Berlin, Germany Tel.: +49.30.314-73130 Fax: +49.30.314-22943 E-mail: {chi.c.chi,mauricio.alvarezmesa,j.lucas,b.juurlink}@tuberlin.de Mauricio Alvarez-Mesa and Thomas Schierl Fraunhofer-Institute for Telecommunications, HeinrichHertz-Institut, Einsteinufer 37, 10587 Berlin, Germany Tel.: +49 30 31002-227 Fax: +49 30 31002-190 E-mail: [email protected] average frame rate of 116 fps for 4k resolution on a standard multicore CPU. The results also demonstrate that exploiting more parallelism by increasing the number of cores can improve the energy efficiency measured in terms of Joules per frame substantially.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications

Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...

متن کامل

A novel architecture for parallel multi-view HEVC decoder on mobile device

The multi-view HEVC (MV-HEVC) extension was finalized in July of 2014 by the Moving Picture Experts Group and the Video Coding Experts Group. Recently, multi-view videos based on stereo representations are becoming widely popular. Also, a variety of multimedia contents are now available for mobile devices. A real-time multi-view video decoder is therefore needed. In mobile devices, a real-time ...

متن کامل

Non-Uniform HEVC Tile Partitioning Method for Asymmetric Multicores

This paper proposes a novel high efficiency video coding (HEVC) Tile partitioning method for the parallel processing by analyzing the computing ability of asymmetric multicores. The proposed method (i) analyzes the computing ability of asymmetric multicores and (ii) makes the regression model of computational complexity per video resolutions. Finally, the model (iii) determines the optimal HEVC...

متن کامل

HEVC Hardware Decoder Implementation for UHD Video Applications

In this paper, an efficient hardware architecture that exploits parallel processing for HEVC decoders is proposed by introducing (i) a Coding Tree Unit (CTU)-level pipelined architecture for single-core based processing; and (ii) a multi-core based parallel processing architecture for picture partition decoding with low latency while not requiring additional resources for in-loop filtering (ILF...

متن کامل

High Efficiency Video Decoding on Multicore Processor

In this paper we present a High Efficiency Video Coding(HEVC) decoder implemented using multicore processor. HEVC can support Ultra High Definition (UHD) digital TV and resolution up to 8192x4320. It aims to achieve compression rate in the range of 50% bit-rate relative to existing standards. And decoding speed should be over the 30 fps(frames per second). Although multicore processors have suf...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Signal Processing Systems

دوره 71  شماره 

صفحات  -

تاریخ انتشار 2013